Docket No.: 67161-112 **PATENT**

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of : Customer Number: 20277

Yasunobu NAKASE : Confirmation Number:

Serial No.: : Group Art Unit:

Filed: October 02, 2003 : Examiner: Unknown

For: SEMICONDUCTOR MEMORY DEVICE HAVING POTENTIAL AMPLITUDE OF GLOBAL BIT LINE PAIR RESTRICTED TO PARTIAL SWING

INFORMATION DISCLOSURE STATEMENT

Mail Stop IDS Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Dear Sir:

In accordance with the provisions of 37 C.F.R. 1.56, 1.97 and 1.98, the attention of the Patent and Trademark Office is hereby directed to the documents listed on the attached form PTO-1449. It is respectfully requested that the documents be expressly considered during the prosecution of this application, and that the documents be made of record therein and appear among the "References Cited" on any patent to issue therefrom.

This Information Disclosure Statement is being filed within three months of the U.S. filing date OR before the mailing date of a first Office Action on the merits. No certification or fee is required.

The relevance of Japanese Patent Laying-Open No. 7-161192 is discussed in the present specification.

Serial No.:

Please charge any shortage in fees due in connection with the filing of this paper, including extension of time fees, to Deposit Account 500417 and please credit any excess fees to such deposit account.

Respectfully submitted,

MCDERMOTT, WILL & EMERY

Stephen A. Becker Registration No. 26,527

600 13th Street, N.W. Washington, DC 20005-3096 (202) 756-8000 SAB:tlb Facsimile: (202) 756-8087

Date: October 2, 2003

INFO	CIT	ΆT	ON DISCLOS ION IN AN ICATION	SURE	ATTY. DOCKET NO. 67161-112	SER	SERIAL NO.		
					APPLICANT Yasunobu NAKASE				
(PTO-1449)					FILING DATE October 02, 2003	GRO	GROUP		
		-		U.S. PATEN	T DOCUMENTS				
EXAMINER'S INITIALS	CITE NO.	Document Number Number-Kind Code2 (# known)		Publication Date MM-DD-YYYY	Name of Patentee or Applica Document	Name of Patentee or Applicant of Cited Document		Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear	
		US	6,088,276	07/11/2000	Ukita				
		US							
		US							
		US							
	<u> </u>	US							
	ļ	US							
		US							
		US							
		US							
		US							
	_	US							
		US							
		US					<u> </u>		
FOREIGN PATENT DOCUMENTS FOREIGN PATENT DOCUMENTS FOREIGN PATENT DOCUMENTS FOREIGN PATENT DOCUMENT Publication Date Name of Patentee or Applicant of Pages Translation									
EXAMINER'S INITIALS CITE NO.		Foreign Patent Document Country Codes -Number 4 -Kind Codes (if known)		Publication Date	Name of Patentee or Applicant of Cited Document	of Pages, Columns Lines Where Relevan Figures Appear			
	<u> </u>						Yes	No	
			JP 11-306762	11/05/1999	MITSUBISHI ELECTRIC CORF	<u> </u>	(Japan w/English Abstract)		
			JP 7-161192	06/23/1995	SHARP CORP		(Japan w/English Abstract)		
			JP 2-246093	10/01/1990	FUJITSU LTD FUJITSU VLSI LTD		(Japan w/English Abstract)	_	
	<u> </u>	1	OTUED A	PT (Including A:4	or Title Date Pertinent Pages Etc				
OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.) EXAMINER'S Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), of the item (book, magazine,									
INITIALS	CITE NO.	journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.							
		"A Scalable Performance 32b Microprocessor", Lawrence T. Clark, et al., 2001 IEEE International Solid-State Circuits Conference, February 6, 2001, pp. 230-231							
		4—			<u> </u>				
EXAMINER DATE CONSIDERED									

^{*}EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

1 Applicant's unique citation designation number (optional). 2 Applicant is to place a check mark here if English language Translation is attached.